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HPC and the low-power processor ecosystem
What we know
Technology alone can not bridge the gap1
1
B. Subramaniam, W. Saunders, T. Scogland and W. Feng, Trends in Energy-Efficient Computing: A Perspective from the
Green500, International Green Computing Conference (IGCC), 2013, Arlington, Virginia, USA.
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HPC and the low-power processor ecosystem
HPC and ARM
Single-core ARM2
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Figure 3: Single-core performance and energy e ciency results of micro-benchmarks with frequency sweep.
Baseline is the Tegra 2 platform running at 1GHz.
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Figure 4: Multi-core performance and energy e ciency results of micro-benchmarks with frequency sweep.
Baseline is the Tegra 2 platform running on 1GHz.
3.2 Memory bandwidth
Figure 5 shows the memory bandwidth for each platform,
measured using the STREAM benchmark [28].
Our results show a significant improvement in memory band-
width, of about 4.5 times, between the Tegra platforms
(ARM Cortex-A9) and the Samsung Exynos 5250 (ARM
Cortex-A15). This appears to be mostly due to the better
Cortex-A15 microarchitecture which also improves the num-
ber of outstanding memory requests [42], and due to an ad-
ditional channel in memory controller. Compared with the
peak memory bandwidth, the multicore results imply an e -
ciency of 62% (Tegra 2), 27% (Tegra 3), 52% (Exynos 5250),
and 57% (Intel Core i7-2760QM).
4. PARALLEL SCALABILITY
In this section we investigate the performance, energy e -
ciency and scalability of an ARM multicore cluster on pro-
duction applications. Our single-node performance evalua-
tion in Section 3.1 shows that the Tegra 2 is almost eight
times slower than the Intel Core i7, both at their maximum
operating frequencies, so the applications must be able to
exploit a minimum of eight times as many parallel proces-
sors in order to achieve competitive time-to-solution. For-
tunately, as described in the previous section, newer ARM
SoCs are narrowing the gap. In this section, we also evaluate
in detail the interconnection networks available on Tegra 2
and Exynos 5 platforms, in terms of latency and e↵ective
bandwidth.
2
Source: Nikola Rajovic, Paul M. Carpenter, Isaac Gelado, Nikola Puzovic, Alex Ramirez, and Mateo V lero. 2013.
Supercomputing with commodity CPUs: are mobile SoCs ready for HPC?. In Proceedings of the Internation l Conference on
High Performance Computing, N tworking, Storage and Analysis (SC ’13). ACM, New York, NY, USA, , Article 40.
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HPC and the low-power processor ecosystem
HPC and ARM
...and the performance shortfall
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Figure 3: Single-core performance and energy e ciency results of micro-benchmarks with frequency sweep.
Baseline is the Tegra 2 platform running at 1GHz.
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Figure 4: Multi-core performance and energy e ciency results of micro-benchmarks with frequency sweep.
Baseline is the Tegra 2 platform running on 1GHz.
3.2 Memory bandwidth
Figure 5 shows the memory bandwidth for each platform,
measured using the STREAM benchmark [28].
Our results show a significant improvement in memory band-
width, of about 4.5 times, between the Tegra platforms
(ARM Cortex-A9) and the Samsung Exynos 5250 (ARM
Cortex-A15). This appears to be mostly due to the better
Cortex-A15 microarchitecture which also improves the num-
ber of outstanding memory requests [42], and due to an ad-
ditional channel in memory controller. Compared with the
peak memory bandwidth, the multicore results imply an e -
ciency of 62% (Tegra 2), 27% (Tegra 3), 52% (Exynos 5250),
and 57% (Intel Core i7-2760QM).
4. PARALLEL SCALABILITY
In this section we investigate the performance, energy e -
ciency and scalability of an ARM multicore cluster on pro-
duction applications. Our single-node performance evalua-
tion in Section 3.1 shows that the Tegra 2 is almost eight
times slower than the Intel Core i7, both at their maximum
operating frequencies, so the applications must be able to
exploit a minimum of eight times as many parallel proces-
sors in order to achieve competitive time-to-solution. For-
tunately, as described in the previous section, newer ARM
SoCs are narrowing the gap. In this section, we also evaluate
in detail the interconnection networks available on Tegra 2
and Exynos 5 platforms, in terms of latency and e↵ective
bandwidth.
3
3
Source: Nikola Rajovic, Paul M. Carpenter, Isaac Gelado, Nikola Puzovic, Alex Ramirez, and Mateo Valero. 2013.
Supercomputing with commodity CPUs: are mobile SoCs ready for HPC?. In Proceedings of the International Conference on
High Performance Computing, Networking, Storage and Analysis (SC ’13). ACM, New York, NY, USA, , Article 40 , 12 pages.
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HPC and the low-power processor ecosystem
Microserver concept
Lightweight and scale-out
oriented
1U fits 24–48 cards
Targeting datacenters, in
particular web services
no FP, but latency-sensitive
Shared fan and power supply
Wide range of processor choices
within low power envelopes
Favoring commodity memory &
interconnects (Ethernet vs. IB,
LPDDR vs. DDR)
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The NanoStreams proposition
Gap in the server landscape4
4http://www.nanostreams.eu
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The NanoStreams proposition
NanoStreams AoC block
AoC host on Calxeda boards (A9 cores, 10 GigE)
Odroid boards explored as alternative: (A15 cores, GigE)
AoC accelerator on Xilinx Zynq boards
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The NanoStreams proposition
NanoStreams software stack
Taming oversubscription and latency
Space and time isolation of parallel components
RDMA over raw Ethernet, user-level
Soft real-time scheduling guarantees
Locality exploitation both horizontally and vertically
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Financial real-time analytics
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Financial real-time analytics
Option pricing
Datacenters co-located with trading venues
No flexibility in moving the datacenter “where electricity is cheap”
No flexibility in running the datacenter “when electricity is cheap”
Not particularly compute- or data-intensive, low-latency workloads
Monte Carlo simulations, Black Scholes, Binomial Pricing
Instance runs in ms or µs
Heavily traded symbols trigger Koptions/session
Price = (−1)p
(
SN((−1)pd1)− Pe−rTN((−1)pd2)
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Financial real-time analytics
Energy-efficiency metrics and measurement approaches
Real-time, latency-sensitive workloads5
Joules/option: Provider-side,
sustained throughout trading
day, reduction translates to less
TCO
Time/option: User-side,
end-to-end latency.
QoS: Calculating option before
new price arrives; unknown
deadline.
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5Charles Gillan, Dimitrios S. Nikolopoulos, Giorgis Georgakoudis, Richard Faloon,
George Tzenakis and Ivor Spence: On the Viability of Micro-Servers for Financial
Analytics, TR:HPDC-RC:2014:08:29.
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Financial real-time analytics
Scale-out pays off?
Dell (Intel Sandybridge) vs. Boston Viridis (ARM Cortex) servers
Replayed, real, trading day market feed with 617 option pricing instances on Facebook stock
Table : Power profiles for standalone kernel kernels
Kernel and N PRE-VRM Time (s) J/opt
Platform P¯(W)
MC Intel 0.5M 25.8 8.6 0.36
2.0M 26.0 34.0 1.37
MC Viridis(1) 0.5M 6.8 41.2 0.45
2.0M 7.4 163.7 1.96
MC Viridis(16) 0.5M 108.8 2.9 0.51
2.0M 118.4 10.1 1.94
BT Intel 4000 24.5 8.6 0.34
7000 24.9 32.8 1.86
BT Viridis(1) 4000 5.0 42.0 0.35
7000 5.2 132.0 1.07
BT Viridis(16) 4000 88.0 2.8 0.40
7000 97.6 8.0 1.27
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Financial real-time analytics
Session-wide energy efficiency
Table : J/opt for execution of the standalone kernels using the PRE-PSU power
measurement
N Intel Viridis(1) Viridis(16)
P¯(W) J/opt P¯(W) J/opt P¯(W) J/opt
MC 0.5M 109.1 1.52 136.3 9.1 238.3 1.12
1.0M 112 3.16 135.5 18.1 244.6 2.22
2.0M 114.1 6.29 134.9 35.8 245.0 4.01
BT 4000 109.8 1.53 135.2 9.2 245.4 1.11
5000 111.7 2.68 135.4 14.4 244.7 1.67
7000 112.1 5.96 135.1 28.9 245.3 3.18
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Financial real-time analytics
How QoS changes the overall picture
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Table : QoS metric and TCO in various setups
MC 1M QoS # Options PRE-PSU TCO
priced P¯(W) KWh
Intel(1) 13.2% 827593 112.0 0.73
Viridis(1) 2.6% 162873 135.5 0.88
Viridis(2) 5.2% 325048 141.9 0.92
Viridis(4) 10.4% 649402 158.0 1.03
Viridis(8) 20.8% 1305408 187.5 1.22
Viridis(16) 41.5% 2600416 244.6 1.59
*Intel(2) 26.4% 1655186 224.0 1.46
*Intel(3) 39.6% 2482779 336.0 2.18
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In-memory column stores
Modeling the Energy of NVRAM6
NVRAM is viable DRAM alternative with DRAM failing to scale
beyond 22 nm
Various options: PCM, STT-RAM, RRAM
T (L) =
N
φ
(CPI0 + ML) (4)
Emem = Ed ,memNM + (Ps,memS + Pcpu)T (L) (5)
∆E =
N
φ
(φ∆Ed M + CPI0 ∆Ps S + ∆Es M S + Pcpu M ∆L) (6)
6Hans Vandierendonck, Ahmad Hassan and Dimitrios S. Nikolopoulos: On the
Energy-Efficiency of Byte-Addressable Non-Volatile Memory, IEEE Computer
Architecture Letters, 2014.
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In-memory column stores
NVRAM versus DRAM
Iso-energy-efficiency chart
COMPUTER ARCHITECTURE LETTERS
TABLE 1
Model parameters for non-volatile memory technologies.
DRAM PCM STT-RAM RRAM
Ed [J] 1.56e-8 3.69e-7 2.25e-7 2.39e-8
Ps [W/GB] 3.66e-1 3.66e-3 4.88e-2 7.31e-3
L [cy] 45.5 165 60.6 61.9
 Ed [J] - -3.54e-7 -2.09e-7 -8.25e-9
 Ps [W/GB] - 3.62e-1 3.17e-1 3.58e-1
 Es [J/GB] - 1.60e+1 1.37e+1 1.62e+1
 L [cy] - -1.19e+2 -1.52e+1 -1.65e+1
 EDPd [Js] - -6.02e-5 -1.29e-5 -7.68e-7
 EDPs [Js] - 6.56e+2 5.76e+2 1.77e+3
Energy comparison
S1 [GB] - 270.0 65.4 31.6
EDP comparison
S1 [GB] - 1340.2 130.9 75.1
literature on PCM [3], [4], STT-RAM [5] and RRAM [4]. Static
PCM energy is rated at 1% of DRAM static energy [6]. We
further assume a 2.1GHz CPU clock, a baseline CPI0 = 1 and
a uniform 30 W CPU power consumption. The latter is based
on the observations that CPU power may be approximated
by linearly interpolating between idle and peak power using
CPU load [2], that CPU load on servers is typically small, and
that CPU idle power ratings are in the 10-20 W range [7], [8].
The memory bus is clocked at 800 MHz and is activated on
both clock edges. The memory is organized in multiple banks
and channels in order not to be bandwidth bound for the
application domain where the above assumptions hold.
We validated the performance and energy model by execut-
ing a micro-benchmark with configurable MPKI. The bench-
mark uses pointer-chasing code through a fixed-size array to
generate a predictable number of cache misses. The MPKI is
modified by changing the array access pattern. The benchmark
is simulated on a cycle-accurate processor simulator consisting
of GEM5 [13] and the DRAMSim2 [14] main memory simulator.
We modified DRAMSim2 to achieve the desired characteris-
tics of PCM storage-class memory which include zero refresh
power, low background power, higher dynamic energy and
higher latency than DRAM. We evaluated the micro-benchmark
for 5 different MPKI values between 2 and 125. By varying the
sizes of PCM and DRAM for a given MPKI configuration, we
could confirm the shape and position of the curve  E = 0.
3.1 Energy
We find that PCM, STT-RAM and RRAM behave as in the first
scenario of Figure 1. Most importantly, the thresholds S1 that
we find for these technologies are relatively small (Table 1). In
the case of STT-RAM, it is 65.4GB, implying that any STT-RAM
main memory larger than 65.4 GB consumes less energy than the
equivalent amount of DRAM. This memory capacity is common,
if not small, for contemporary workstations and servers.
As the energy model is a first-order model, thresholds may
not be exact. However, in practice M is restricted to values
in the range 0   100MPKI. Thus, the main conclusion that a
threshold exists is valid.
The thresholds are quite loose for large values. One may
define the value S⇤ where  E = 0 and MPKI = 100, which
is a practically meaningful bound. For PCM and the energy
equation, S⇤ is 220 GB, while for energy-delay it is 946 GB.
3.2 Energy-Delay Product
Plugging in values for the model parameters shows that the S1
thresholds are larger for EDP than they are for energy. This is
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Fig. 2. Characterisation of workload space showing the memory
technology that gives superior energy-efficiency (’>’) for each
workload.
expected, as NVM increases delay, which must be made up by
larger savings in static power.
The results (Table 1) show that PCM is not quite as promis-
ing a technology as STT-RAM and RRAM: A memory size
of 1.34 TB is required to make PCM outperform DRAM on
EDP. However, technologies such as STT-RAM and RRAM can
outperform DRAM for memory sizes of 130.9 GB and 75.1 GB,
respectively.
3.3 NVM Latency Tolerance
The thresholds M1 and S1 depend on the memory access
latencies Ldram and Lnvm through  L and  Es. We can
rewrite the thresholds in function of Ldram and  L (avoiding
the use of Lnvm), e.g., for the energy equation:
S1 =  (  Ed + Pcpu L)/( PsLdram + Ps,dram L)
Note that Pcpu > Ps,dram, so S1 increases in absolute value
as  L grows. When  L becomes too large, S1 becomes
negative and the scenario changes (Figure 1). For a technology
like PCM, the contribution of  L to S1 is much larger than
the contribution of  Ed. Consequently, minimising  L at the
expense of  Ed increases the applicability of PCM.
If, however, NVM is optimised in isolation (i.e., Pcpu is
assumed zero), then S1 is minimized by minimizing Ed. This
assumption corresponds to optimizing a single memory char-
acteristic in isolation. Such a solution would be sub-optimal at
the system-level, where minimizing L is more important than
minimizing  Ed.
4 HYBRID MEMORY SYSTEMS
A hybrid main memory consists of SdramGB of DRAMmemory
and Snvm GB of non-volatile memory. A fraction µ of the
memory accesses are directed to NVM, while a fraction 1   µ
is directed to DRAM [9]. We assume reads and writes are
distributed evenly across the memory types.1 We make no par-
ticular assumptions on whether memory traffic is distributed
between DRAM and NVM by hardware or through software
control.
Energy per memory access Ed,hyb and average memory
access latency Lhyb are given as:
Ed,hyb = (1  µ)Ed,dram + µEd,nvm (7)
Lhyb = (1  µ)Ldram + µLnvm (8)
1. In reality one would attempt to reduce the number of writes to
NVM, a strategy that would work out more favorably for NVM than
what we calculate here.
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In-memory column stores
Workload characterization for column stores
Runtime Library 
  
  Splay tree 
Application Source Code 
Intercept malloc/mmap/alloca 
Log Load/Store/callpath 
Cache 
simulator 
File Dump: Profiling Statistics 
Profiling Tool - LLVM PASS 
Adds new instructions to profile load, store, allocations 
Application Executable 
Figure : Object analysis tool
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In-memory column stores
Object placement in hybrid memories
< 20% of objects needed in DRAM
Table : Device parameters
Hardware Specification
Server Supermicro Intel(R) Xeon(R) CPU E5-4650, 2.70GHz, 32 cores, 20 MB LLC
Latency (cycles) Dynamic Energy (64 bytes) Leakage Power
DRAM 61 (R), 61 (W) 11.76 nJ(R), 25.35 nJ(W) 451 mW/GB
PCM 268 (R), 732 (W) 24 nJ(R), 1092 nJ(W) 4.23 mW/GB
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Conclusions
Where do we go from here
Micro-server concept is not a stranger to HPC
BG/P and BG/Q would be good examples of state-of-the-art
micro-servers for datacenters
What could make it a value proposition
Improved energy-efficiency in applications where performance
requirements are easily met
Improved energy-efficiency in data-intensive applications
Scale-out and tight-sizing machine for workload, rather than
over-provision
What may not be a value proposition
HPC applications that do require absolute peak performance
What is needed
Holistic approaches: whole system design for energy-efficiency
(memories, interconnect), co-designed software stack
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